



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/828,465	04/21/2004	Shai Fultheim	252243US6	5322
22850	7590	01/28/2008	EXAMINER	
OBLON, SPIVAK, MCCLELLAND MAIER & NEUSTADT, P.C. 1940 DUKE STREET ALEXANDRIA, VA 22314			SILVER, DAVID	
		ART UNIT	PAPER NUMBER	
		2128		
		NOTIFICATION DATE	DELIVERY MODE	
		01/28/2008	ELECTRONIC	

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

patentdocket@oblon.com
oblonpat@oblon.com
jgardner@oblon.com

Office Action Summary	Application No.	Applicant(s)
	10/828,465	FULTHEIM ET AL.
	Examiner David Silver	Art Unit 2128

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extension of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1) Responsive to communication(s) filed on 06 December 2007.
 2a) This action is FINAL. 2b) This action is non-final.
 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4) Claim(s) 1-39 is/are pending in the application.
 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
 5) Claim(s) _____ is/are allowed.
 6) Claim(s) 1-39 is/are rejected.
 7) Claim(s) _____ is/are objected to.
 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9) The specification is objected to by the Examiner.
 10) The drawing(s) filed on 06 December 2007 is/are: a) accepted or b) objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
 a) All b) Some * c) None of:
 1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. _____.
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)	4) <input checked="" type="checkbox"/> Interview Summary (PTO-413)
2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail Date. <u>20071127</u> .
3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)	5) <input type="checkbox"/> Notice of Informal Patent Application
Paper No(s)/Mail Date _____.	6) <input type="checkbox"/> Other: _____.

DETAILED ACTION

1. The prosecution of the Instant Application is now before Examiner David Silver.
2. Claims 1-37 were originally presented for examination.
3. Claims 1-37 were rejected.
4. Claims 1-39 are currently pending in Instant Application.
5. The Instant Application is not currently in condition for allowance.

Priority

6. The Instant Application, filed 04/21/2004, claims priority from Provisional Application 60499646, filed **09/02/2003** and from Provisional Application 60494392, filed **08/11/2003**.

Response to Arguments

Response: Amendments to Drawings

7. Objections to drawings have been withdrawn in view of proper amendments. Accordingly, the 35 U.S.C. § 112 rejections have been withdrawn.
8. Drawings submitted on 12/26/2007 are acceptable.

Response: 35 U.S.C. § 112

9. The 35 U.S.C. § 112 rejections have been overcome by the respective amendments. Accordingly, the 35 U.S.C. § 112 rejections have been withdrawn.

Response: 35 U.S.C. § 101

10. The 35 U.S.C. § 101 rejections have been overcome with the proper amendments of the respective claims. Accordingly, the 35 U.S.C. § 101 rejections have been withdrawn.

Response: 35 U.S.C. § 102/103

11. Applicants' arguments are moot in view of new grounds of rejection necessitated by amendment.

Claim Interpretation

12. Limitations drawn to allowing, enabling or making optional a function's performance does not further limit a claim. As such, any prior art not explicitly prohibiting the performance of the function

Art Unit: 2128

inherently anticipates the limitation.

13. Claim*** not invoking 35 U.S.C. 112 sixth paragraph for the below emphasized reason:

MPEP 2181 Identifying a 35 U.S.C. - 2100 Patentability recites:

A claim limitation will be interpreted to invoke 35 U.S.C. 112, sixth paragraph, if it meets the following 3-prong analysis:

(A) the claim limitations must use the phrase "means for" or "step for;"

(B) the "means for" or "step for" must be modified by functional language; and

(C) the phrase "means for" or "step for" must not be modified by sufficient structure, material or acts for achieving the specified function.

In view of MPEP 2181 (prong (C)), although the claims recite "means for" it is determined that the details following the "for" refers to intended use and does not invoke 35 USC 112 sixth paragraph.

Specification Objections

14. The disclosure is objected to because it contains an embedded hyperlinks and/or other form of browser-executable code (**para 20, 23**). Applicant is required to delete the embedded hyperlink and/or other form of browser-executable code. See MPEP § 608.01.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

MPEP 2131.01 recites, in part:

"[A] 35 U.S.C. 102 rejection over multiple references has been held to be proper when the extra references are cited to:

(A) Prove the primary reference contains an "enabled

disclosure; " (B) Explain the meaning of a term used in the primary reference; or (C) Show that a

characteristic not disclosed in the reference is inherent."

15. Claims 1-9, 11, 13-23, 25, 27-34, 36-39 are rejected under 35 U.S.C. 102(b) as being anticipated by Bugnion's "Disco: Running Commodity Operating Systems on Scalable Multiprocessors" ("Disco" / "Bugnion" hereinafter) and Bugnion (**US 6075938 A**) ("Patent" hereinafter). See MPEP 2131.01.II and MPEP 2131.01.III.

Bugnion discloses: 1. A method for executing a software application in a plurality of computers having respective hardware resources said hardware resources comprising a respective memory and a respective I/O device, wherein said computers include a first computer and a second computer that

Art Unit: 2128

intercommunicate over a network, said computers being operative to execute a virtual machine that runs under a guest operating system, comprising the steps of:

running at least a first virtual machine implementer and a second virtual machine implementer on said first computer and said second computer using said respective memory (**Disco: Fig 1 and description, section 7 "the techniques it uses also apply to more loosely-coupled environments such as networks of workstations (NOW)."**); and

sharing said virtual machine between said first virtual machine implementer and said second virtual machine implementer using said respective I/O device in each of said first computer and said second computer to intercommunicate between said first computer and said second computer (**Disco: section 4.2.4: "The interposition on all DMA requests offers an opportunity for Disco to share disk and memory resources among virtual machines."**).

Bugnion discloses: 2. (currently amended) The method according to claim 1, further comprising the step of running said software application over said guest operating system, so that commands invoked by said software application are monitored or emulated by said first virtual machine implementer and said second virtual machine implementer on said first computer and said second computer, while said hardware resources of said first computer and said second computer are shared by communication over said network (**Disco: section 3.1, subsection titled "Overheads": "Operations such as the execution of privileged instructions [...] [are] [...] emulated in software by the monitor. Similarly, the access to I/O devices is virtualized, so requests must be intercepted and remapped by the monitor.**).

Bugnion discloses: 3. (original) The method according to claim 1, wherein at least one of said first virtual machine implementer and said second virtual machine implementer is a virtual machine monitor (**Disco: section 1 paragraph 3: "This layer acts like a virtual machine monitor in that multiple copies of "commodity" operating systems can be run on a single scalable computer."**).

Bugnion discloses: 4. (original) The method according to claim i, wherein at least one of said first virtual machine implementer and said second virtual machine implementer is an emulator (**Disco: section 4.1**

subsection "Processors" paragraph 1: "Disco correctly emulates all instructions, the memory management unit, and the trap architecture of the processor allowing unmodified applications and existing operating systems to run on the virtual machine.").

Bugnion discloses: 5. (currently amended) The method according to claim 1, wherein at least said first computer comprises a first virtual node comprising a first physical CPU of said first computer and a second virtual node comprising a second physical CPU of said first computer (**Disco: Fig 1 and description, section 7 "the techniques it uses also apply to more loosely-coupled environments such as networks of workstations (NOW)."**; **Fig 2; section 4 para 1: "consists of a collection of nodes each containing a processor, main memory, and I/O devices."**).

Bugnion discloses: 6. (original) The method according to claim 1, wherein said virtual machine comprises a first virtual machine and a second virtual machine, wherein said first virtual machine and said second virtual machine have a plurality of virtual CPU's that are virtualized by said first virtual machine implementer based on a first physical CPU and said second virtual machine implementer based on a second physical CPU, respectively (**Disco: Fig 1; section 3 para 1: "This layer of software, called a virtual machine monitor, virtualizes all the resources of the machine, exporting a more conventional hardware interface to the operating system. The monitor manages all the resources so that multiple virtual machines can coexist on the same multiprocessor."**; **section 4.1 subsection "Processors": "To match the FLASH machine, the virtual CPUs of Disco provide the abstraction of a MIPS R10000 processor."**; **section 4.2.1**).

Bugnion discloses: 7. (original) The method according to claim 6, and a first virtual node comprises said first physical CPU and said second physical CPU (**Fig 1, PEs**).

Bugnion discloses: 8. (original) The method according to claim 7, wherein said first virtual machine implementer virtualizes at least one of said virtual CPU's of said first virtual machine based on said first physical CPU and virtualizes at least one of said virtual CPU's in said second virtual machine based on said second physical CPU (**Disco: Fig 1; section 3 para 1: "This layer of software, called a virtual**

machine monitor, virtualizes all the resources of the machine, exporting a more conventional hardware interface to the operating system.”).

Bugnion discloses: 9. (currently amended) The method according to claim 1, further comprising the steps of:

providing a management system for said first virtual machine implementer and said second virtual machine implementer to control said first computer and said second computer node, respectively, wherein said management system comprises a wrapper for receiving calls to a device driver from said first virtual machine implementer, said wrapper invoking said device driver according to a requirement of said first virtual machine implementer (**section 3.1 subsection "Overheads" para 1: "Similarly, the access to I/O devices is virtualized, so requests must be intercepted and remapped by the monitor."**).

Bugnion discloses: 11. (currently amended) The method according to claim 9, further comprising the step of providing a virtual DMA controller for said management system to control a physical DMA controller in one of said computers (**section 4.2.4 titled "Virtual I/O Devices" paragraph 2**).

Bugnion discloses: 13. (currently amended) The method according to claim 1, further comprising the steps of:

with said first virtual machine implementer and said second virtual machine implementer maintaining mirrors of a portion of said respective memory that is used by said guest operating system in each of said computers (**section 6.3: "Disco simply mirrors the interface of the raw hardware."; Fig 4 and descriptions; section 3 second to last paragraph**); write-invalidating at least a portion of a page of said respective memory in one of said computers (**section 4.2.2 para 3: " The pmap entry also contains backmaps pointing to the virtual addresses that are used to *invalidate* mappings from the TLB when a page is taken away from the virtual machine by the monitor."**); and transferring a valid copy of said portion of said page to said one computer from another of said computers via said network (**section 4.2.3 paragraph 3: "It first invalidates any TLB entries mapping the old**

Art Unit: 2128

machine page and then copies the data to a local machine page. To replicate a page, the monitor must first downgrade all TLB entries mapping the machine page to ensure read-only accesses. It then copies the page to the local node and updates the relevant TLB entries mapping the old machine page.”).

As per claims 14-21 note the rejection of claims 1, and 3-8 above. The Instant Claims recite substantially same limitations as the above-rejected claims and are therefore rejected under same prior-art teachings.

Bugnion discloses: 22. (currently amended) The computer software product according to claim 14, wherein said computer is further instructed to perform the step of running said software application over said guest operating system, so that commands invoked by said software application are received said first virtual machine implementer and said second virtual machine implementer on said first computer and said second computer, while said hardware resources of said first computer and said second computer are shared by communication over said network (**section 4.2.6 para 3: "specialized network device"; fig 4 item 1; section 7 para 3: "section 7 "the techniques it uses also apply to more loosely-coupled environments such as networks of workstations (NOW)."**).

As per claims 23, 25, 27 note the rejection of claims 9, and 11, 13 above. The Instant Claims recite substantially same limitations as the above-rejected claims and are therefore rejected under same prior-art teachings.

As per claims 28, note the rejection of claims 1, 2, 22 above. The Instant Claim recites substantially same limitations as the above-rejected claims and is therefore rejected under same prior-art teachings.

As per claims 29-31, note the rejection of claims 22, 8, 7 above. The Instant Claims recite substantially same limitations as the above-rejected claims and are therefore rejected under same prior-art teachings.

Bugnion discloses: 32. (currently amended) The computer system according to claim 31, wherein said first computer comprises a first processor and a second processor, a first I/O device and a second I/O device, wherein said first I/O device is assigned to said first processor, and said second I/O device is assigned to said second processor (**section 3.1 subsection "Overheads": "Similarly, the access to I/O devices is virtualized, so requests must be intercepted and remapped by the monitor."**;

Art Unit: 2128

section 4 para 1: "The FLASH multiprocessor consists of a collection of nodes each containing a processor, main memory, and I/O devices."; section 4.1 subsection titled "I/O Devices", section 4.2.1 para 1).

Bugnion discloses: 33. (currently amended) The computer system according to claim 28, further comprising a minimal operating system executing in each of said computers nodes to invoke said first virtual machine implementer and said second virtual machine implementer so that said first virtual machine implementer and said second virtual machine implementer control said computers nodes (**Fig 1 item "ThinOS" and description; section 4.4 running a thin OS (minimal OS)**).

As per claims 34, 36-37, note the rejection of claims 9, 11, 13 above. The Instant Claims recite substantially same limitations as the above-rejected claims and are therefore rejected under same prior-art teachings.

Bugnion discloses: 38. (new) The method according to claim 1, wherein said guest operating system consists of exactly one instance of a single guest operating system (**Fig 1: element "Disco"**).

As per claims 39, note the rejection of claims 38 above. The Instant Claims recite substantially same limitations as the above-rejected claims and are therefore rejected under same prior-art teachings.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.
2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.
4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

Art Unit: 2128

16. Claims 10, 12, 24, 26, and 35 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bugnion (**US 6075938 A**) ("Patent" hereinafter) and Bugnion's "Disco: Running Commodity Operating Systems on Scalable Multiprocessors" ("Disco" hereinafter) as applied to claim 1 above, and further in view of Official Notice taken.

As per claim 10, Bugnion fully discloses claim 9. Bugnion however does not expressly disclose the step of providing a virtual PCI controller for said management system to control a physical PCI controller in one of said computers. Official Notice is taken with respect to this limitation. It would have been obvious to one of ordinary skill in the art <computer engineer / simulation / virtual machines / virtual machine monitors> at the time of Applicant's invention to combine the features in order to allow for an extensible platform which can be expanded with PCI cards/adapters; thus, saving money associated with having to rebuild a customized system when expansions are required and no adapters are available. Furthermore, having a virtual PCI controller such that the virtual machines can communicate with the actual machine's PCI controller which are routinely used for, for example, sounds cards, video cards, and other I/O devices. In fact, Bugnion discloses virtualized I/O in section 4.2.4 titled "Virtual I/O Devices".

As per claim 12, Bugnion fully discloses claim 11 and identifying devices having on-board iO DMA controllers (**section 4.2.2 para 4; section 4.2.4 para 2: "Devices such as disks and network interfaces include a DMA map as part of their arguments. Disco must intercept such DMA requests to translate the physical addresses specified by the operating systems into mac**).

Bugnion however does not expressly disclose providing a virtual PCI controller to control a physical PCI

controller in one of said computers; and during a bootup phase of operation scanning a device list.

Official Notice is taken with respect to these limitations. The PCI controller limitation has been addressed in claim 10 above. It would have been obvious to perform the scanning during the bootup such that the DMA devices could be instantly usable, rather than wasting time and money associated therewith while the system performs scanning later. Rather, it would be more convenient to have the scanning done while the system is starting up.

As per claims 24, 26, 35, note the rejection of claims 10, 12 above. The Instant Claims recite substantially same limitations as the above-rejected claims and are therefore rejected under same prior-art teachings.

Support for Amendments and Newly Added Claims

Applicants are respectfully requested, in the event of an amendment to claims or submission of new claims, that such claims and their limitations be directly mapped to the specification, which provides support for the subject matter. This will assist in expediting compact prosecution. MPEP 714.02 recites: "Applicant should also specifically point out the support for any amendments made to the disclosure. See MPEP § 2163.06. An amendment which does not comply with the provisions of 37 CFR 1.121(b), (c), (d), and (h) may be held not fully responsive. See MPEP § 714." **Amendments not pointing to specific support in the disclosure may be deemed as not complying with provisions of 37 C.F.R. 1.131(b), (c), (d), and (h) and therefore held not fully responsive.**

1.131(b), (c), (d), and (h) and therefore held not fully responsive. Generic statements such as "Applicants believe no new matter has been introduced" may be deemed insufficient.

Conclusion

17. All claims are rejected.
18. The Instant Application is not currently in condition for allowance.
19. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing

Art Unit: 2128

date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to David Silver whose telephone number is (571) 272-8634. The examiner can normally be reached on Monday thru Friday, 10am to 6:30pm. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kamini Shah can be reached on 571-272-2279. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

/ ds /
David Silver, Patent Examiner
Art Unit 2128

HUGH JONES Ph.D.
PRIMARY PATENT EXAMINER
TECHNOLOGY CENTER 2100